

[English Translation of Excerpt from Reference 2]

Laid-Open Japanese Patent Application 2003-234325 A

Laid-Open Date: August 22, Year of Heisei-15 (2003)

Number of Claims: 10, (Gazette in 13 pages)

Japanese Patent Application 2002-322755

Filing Date: November 6, Year of Heisei-14 (2002)

Priority Data: (31) 2001-369825, (32) December 4, 2001, (33) JP

Applicant: Matsushita Electric Industrial Co., Ltd. [JP]

Inventors: Riichiro MIHASHI, Masabumi KUBOTA and Shigenori HAYASHI
[all of JP]

Title of Invention: MANUFACTURING METHOD FOR SEMICONDUCTOR
DEVICES

--- (omitted) ---

[Claims]

[Claim 1] A wet etching method comprising:

a first step of thermally treating a metal oxide film-deposited substrate;
a second step of exposing the thermally treated surface of said metal oxide
film to plasma; and
a third step of removing at least said plasma-exposed surface portion of said
metal oxide film by wet etching.

[Claim 2] The wet etching method according to Claim 1, wherein said second
step comprises a step of applying bias power on said substrate.

[Claim 3] The wet etching method according to Claim 1, wherein said plasma
is a plasma comprising HBr-containing gas.

[Claim 4] The wet etching method according to Claim 1, wherein said third
step is executed by using a fluorine-containing solution.

[Claim 5] The wet etching method according to Claim 1, wherein said metal
oxide film is an oxide film containing at least one of hafnium, zirconium,
lanthanum, tantalum and aluminum.

[Claim 6] A manufacturing method for semiconductor devices comprising:
a first step of thermally treating a metal oxide film-deposited substrate;
a second step of depositing a conductive film on said thermally treated metal
oxide film;
a third step of forming a gate electrode by patterning said conductive film
and exposing the external side portion of said gate electrode in said metal

oxide film;

a fourth step of exposing the surface of said metal oxide film in its exposed portion to plasma; and

a fifth step of removing said plasma-exposed metal oxide film in its exposed portion by wet etching.

[Claim 7] The manufacturing method for semiconductor devices according to Claim 6, wherein said third step comprising a step of successively plasma-etching said conductive film and metal oxide film using a mask pattern covering the gate electrode formation area and thereby thinning the external side portion of said gate electrode in said metal oxide film.

[Claim 8] A manufacturing method for semiconductor devices comprising:

a first step of forming a dummy gate electrode on a substrate;

a second step of forming an insulating side wall on the side surface of said dummy gate electrode;

a third step of forming an interlayer insulation film on said dummy gate and side wall-formed substrate so that the upper surface of said dummy gate electrode can be exposed;

a fourth step of removing said dummy electrode and thereby forming, on said interlayer insulation film, a recess which has said side wall as a wall surface;

a fifth step of depositing a metal oxide film on said interlayer insulation film so that said recess can be part way filled;

a sixth step of thermally treating said metal oxide film-deposited substrate;

a seventh step of depositing a conductive film on said thermally treated metal oxide film so that said recess can be completely filled;

an eighth step of removing the external side portion of said recess in said conductive film so that a gate electrode can be formed in said recess and the external side portion of said recess in said metal oxide film can be exposed;

a ninth step of exposing the surface of said metal oxide film in its exposed portion to plasma; and

a tenth step of removing the plasma-exposed portion of said metal oxide film in its exposed portion by wet etching.

[Claim 9] The manufacturing method for semiconductor devices according to Claim 8, wherein said first step comprises a step of forming a dummy insulation film between said substrate and said dummy gate electrode, and said fourth step comprises a step of removing said dummy gate insulation film.

[Claim 10] The manufacturing method for semiconductor devices according to Claim 8, wherein said ninth step comprises plasma-etching the exposed portion of said metal oxide film and thereby thinning the exposed portion of said metal oxide film.

--- (omitted) ---

[0033]

[Embodiments of Invention] (First Embodiment) In the following, a wet etching method according to a first embodiment of the present invention shall be explained in reference to Figures.

[0034] Figures 3 (a)~(d) are cross sectional views for respective steps of a wet etching method according to the first embodiment.

[0035] First, for example, using a sputtering vapor deposition device, an HfO₂ film (HfO₂ film immediately after deposition) (12) is deposited on a silicon substrate (11).

[0036] Then, the silicon substrate (11) is thermally treated, for example, by treating for rapid thermal nitriding (RTN treatment). Thereby, the HfO₂ film (12) immediately after deposition is altered to an HfO₂ film (HfO₂ film after thermal treatment) (12a), which cannot be wet-etched. Herein, specific thermal treatment conditions include the chamber atmosphere of nitrogen, the thermal treatment temperature of 800°C, and the thermal treatment period of 60 seconds.

[0037] Next, for example, using a inductively coupled plasma (ICP)-type dry etching device, the HfO₂ film after thermal treatment (12a) is exposed to plasma to provide plasma damage to the surface of the HfO₂ film after thermal treatment (12a). Specific plasma gas treatment conditions include the plasma gas comprising a mixture of HBr gas, Cl₂ gas and O₂ gas (in the flow rate ratio of HBr:Cl₂:O₂=100:15:10); the total pressure within the chamber of the dry etching device at 8Pa; the bias power applied on the silicon substrate of 60W; and the source power for plasma generation of 500W. By running such a plasma treatment, a wet-etchable damage layer (12b) in an approximate depth of 1~3nm from the surface can be formed by ions (13) in plasma, etc. in a region of the thermally treated HfO₂ film (12a) as shown in Figure 3(c).

[0038] Next, as shown in Figure 3(d), the damage layer(12b) is wet etched, for example, using a dilute hydrofluoric acid (DHF) containing about 1% by mass of hydrofluoric acid, and thereby the damage layer (12b), namely the

surface portion of the thermally treated HfO_2 film (12a) is removed by wet etching.

[0039] According to the first embodiment of the present invention, after the HfO_2 film (12) deposited silicon substrate (11) has been thermally treated, the surface of the thermally treated HfO_2 film (12a) is exposed to plasma, and subsequently the surface portion of the thermally treated HfO_2 film (12a) is removed by wet etching. Namely, the surface of the HfO_2 film (12a), which has become poorly wet-etchable upon the modification with thermal treatment, is exposed to plasma. Thereby, a damage layer (12b) which can be easily etched is formed on the surface portion of the heat treated HfO_2 film (12a). Accordingly, the damage layer (12b), namely the surface portion of the heat treated HfO_2 film (12a) can be reliably removed by wet etching.

[0040] Also according to the first embodiment, bias power is applied on the silicon substrate in the plasma exposure of the surface of the thermally treated HfO_2 film (12a). This results in the more efficient delivery of ions within plasma to the silicon substrate (11) so that larger plasma damage can be provided to the HfO_2 film (12a), and therefore, the wet etching of the HfO_2 film (12a) can be more simply executed.

--- (omitted) ---

[Brief Explanation of Figures]

[Figure 1] A chart summarizing research results about the changed thicknesses of HfO_2 film by immersing the thermally treated HfO_2 film, which the present inventors obtained, in various kinds of chemical solutions.

[Figure 2] A chart summarizing research results about the dependency of the wet-etched amounts of the thermally treated HfO_2 film, which the present inventors obtained, on the time periods of plasma processing.

[Figure 3] Cross sectional views (a)~(d) respectively showing the steps of a wet etching method according to the first embodiment of the present invention.

[Figure 4] Cross sectional views (a)~(c) respectively showing the steps of a manufacturing method for semiconductor devices according to the second embodiment of the present invention.

[Figure 5] Cross sectional views (a)~(c) respectively showing the steps of a manufacturing method for semiconductor devices according to the second embodiment of the present invention.

[Figure 6] A chart summarizing comparative results of respective dry etching

rates for the thermally treated and thermally non-treated HfO₂ films, which the present inventors obtained.

[Figure 7] Cross sectional views (a)~(d) respectively showing the steps of a manufacturing method for semiconductor devices according to the third embodiment of the present invention.

[Figure 8] Cross sectional views (a)~(c) respectively showing the steps of a manufacturing method for semiconductor devices according to the third embodiment of the present invention.

[Code Explanation]

(11) Silicon substrate; (12) HfO₂ film immediately after deposition; (12a) HfO₂ film after thermal treatment; (12b) Damage layer; (13) Ions in plasma; (21) Silicon substrate; (22) Element isolating insulation film; (23) HfO₂ film immediately after deposition; (23a) HfO₂ film after thermal treatment; (23b) Damage layer; (24) Polysilicon film; (24a) Gate electrode; (25) Mask pattern; (51) Silicon substrate; (52) Element isolating insulation film; (53) Dummy gate insulation film; (54) Dummy gate electrode; (55) Gate side wall insulation film; (56) Interlayer insulation film; (57) Recess; (58) HfO₂ film immediately after deposition; (58a) HfO₂ film after thermal treatment; (58b) Damage layer; (59) Tungsten film; (59a) Gate electrode; and (60) Ions in plasma.

(19)日本国特許庁 (J P)

(12) 公 開 特 許 公 報 (A)

(11)特許出願公開番号
特開2003-234325
(P2003-234325A)

(43)公開日 平成15年8月22日(2003.8.22)

(51)Int.Cl. ⁷	識別記号	F I	テーマコード*(参考)
H 0 1 L 21/306		H 0 1 L 21/306	D 5 F 0 4 3
21/336		29/78	3 0 1 G 5 F 1 4 0
29/78			3 0 1 P


審査請求 有 請求項の数10 O L (全 13 頁)

(21)出願番号 特願2002-322755(P2002-322755)
(22)出願日 平成14年11月6日(2002.11.6)
(31)優先権主張番号 特願2001-369825(P2001-369825)
(32)優先日 平成13年12月4日(2001.12.4)
(33)優先権主張国 日本(J P)

(71)出願人 000005821
松下電器産業株式会社
大阪府門真市大字門真1006番地
(72)発明者 三橋 理一郎
大阪府門真市大字門真1006番地 松下電器
産業株式会社内
(72)発明者 久保田 正文
大阪府門真市大字門真1006番地 松下電器
産業株式会社内
(74)代理人 100077931
弁理士 前田 弘 (外7名)

最終頁に続く

(54)【発明の名称】 半導体装置の製造方法



薬液	濃度(%)	時間(min)	Δ (Å)	備考
KOH	2(重量%)	3	-2	
HCL	3.5	3	6	
HF	50	1	4	
HF	10	3	0	はがれ
フッ化アンモ	4	3	0	
HF	1.2	3	-4	
HF	1.2	3	0	
HF	10	0.5	3	
HF	10	1	10	
HF	5	1	-4	
HF	5	2	231	はがれ
HF+NH ₄ OH	1	1	-1	(原液:HF 1%50ml+NH ₃ 10%1ml)
HF+NH ₄ OH	1	1	0	(原液:HF 1%50ml+NH ₃ 10%2ml)
HF+NH ₄ OH	1	1	0	(原液:HF 1%50ml+NH ₃ 10%3ml)
HF+NH ₄ OH	1	1	-5	(原液:HF 1%50ml+NH ₃ 10%10ml)
硫酸	10	1	1	
硫酸	10	3	0	
塩酸	10	1	-3	
塩酸	10	3	-4	
硝酸	10	3	4	
硝酸	10	1	-5	
リン酸	10	1	1	
リン酸	10	3	-1	
過水	10	3	1	
過水+HF	10+10	1.5	0	はがれ
過水+HF	3+1	1	6	(H ₂ O ₂ 3%50ml+HF 1%50ml)
過水+HF	3+1	3	10	(H ₂ O ₂ 3%50ml+HF 1%50ml)
酢酸	原液	1	4	
酢酸	原液	3	1	
ヒト [®] ラジソ	40	1	-2	
ヒト [®] ラジソ	40	3	1	
P.S.エポ液	原液	1	-16	(硝酸:酢酸:フッ酸=200:80:3)
P.S.エポ液	原液	3	-117	はがれ(硝酸:酢酸:フッ酸=200:80:3)
アモニ	30	1	7	
アモニ	30	3	4	
HF+過水	2+3	3	-2	
HF+過水	2+3	6	1	

	プラズマ処理種	
	HBr+Cl ₂ +O ₂	HBr+Cl ₂
プラズマ処理時間[min]	ウェットエッチ量[Å]	ウェットエッチ量[Å]
1.0		9.6
2.0	17.5	21.7
4.0	13.6	18.3
5以上		28.1

